Deutsch
Intern
Open Access
Home
Search
Browse
Add publication
FAQ
Refine
Author
Pacha, C. (15)
(remove)
Year
2000
(5)
1999
(3)
2002
(3)
2001
(2)
1998
(1)
2003
(1)
Publication Type
Part of a Book
(12)
Article
(3)
Language
English
(13)
Multiple languages
(2)
Has Fulltext
no (15)
(remove)
Faculty
Elektrotechnik und Informatik (ETI) (15)
(remove)
15
search hits
1
to
10
Export
BibTeX
CSV
RIS
10
10
20
50
100
Sort by
Year
Year
Title
Title
Author
Author
Adiabatic Switching and Power Dissipation of Dynamic Resonant Tunneling Device Logic Circuits
(1998)
Pacha, C.
;
Glösekötter, P.
;
Goser, K. F.
Associative Matrix for Nano-scale Integratd Circuits
(1999)
Glösekötter, P.
;
Pacha, C.
;
Goser, K. F.
Asynchronous Circuit Design Based on the RTBT Monostable-Bistable-Logic-Transiton-Element (MOBILE)
(2002)
Glösekötter, P.
;
Prost, W.
;
Pacha, C.
;
Kim, S. O.
;
van Husen, H.
;
Reimann, T.
;
Tegude, F.- J.
;
Goser, K. F.
Circuit and Application Asepects of Tunneling Devices in a MOBILE configuration
(2003)
Glösekötter, P.
;
Prost, W.
;
Pacha, C.
;
Kim, S. O.
;
van Husen, H.
;
Reimann, T.
;
Tegude, F.- J.
;
Goser, K. F.
Design and Simulation of Pseudo Dynamic Logic Circuits Based on RTBTs
(2001)
Glösekötter, P.
;
Prost, W.
;
Pacha, C.
;
Kim, S. O.
;
van Husen, H.
;
Reimann, T.
;
Tegude, F.- J.
;
Goser, K. F.
Design of Arithmetic Circuits Using the RTBT
(2000)
Glösekötter, P.
;
Pacha, C.
;
Goser, K. F.
Digital Circuit Design Based on the Resonant-Tunneling-Hetero-Junction-Bipolar-Transistor
(2000)
Glösekötter, P.
;
Pacha, C.
;
Goser, K. F.
;
Wirth, G. I.
;
Prost, W.
;
Auer, U.
;
Agethen, M.
;
Tegude, F. J.
Experimental Threshold Logic implementations based on Resonant Tunneling Diodes
(2002)
Prost, W.
;
Kim, S. O.
;
Glösekötter, P.
;
Pacha, C.
;
van Husen, H.
;
Reimann, T.
;
Goser, K. F.
;
Tegude, F.- J.
Logic Circuits with Reduced Complexity based on Devices with Higher Functionality
(1999)
Janßen, G.
;
Prost, W.
;
Auer, U.
;
Tegude, F.- J.
;
Pacha, C.
;
Glösekötter, P.
;
Goser, K. F.
;
van de Roer, T.
;
Foerster, A.
;
Malindretos, J.
;
Kelly, M. J.
Parallel Adder Design with Reduced Circuit Complexity Using Resonant Tunneling Transistors and Threshold Logic
(2000)
Pacha, C.
;
Kessler, O.
;
Glösekötter, P.
;
Goser, K. F.
;
Prost, W.
;
Brennemann, A.
;
Auer, U.
;
Tegude, F. J.
1
to
10