OPUS 4 | Search

3 search hits

1 to 3

Sort by

Parallel Adder Design with Reduced Circuit Complexity Using Resonant Tunneling Transistors and Threshold Logic (2000)

Pacha, C. ; Kessler, O. ; Glösekötter, P. ; Goser, K. F. ; Prost, W. ; Brennemann, A. ; Auer, U. ; Tegude, F. J.

InP-Based Monolithic Integrated RTD/HBT MOBILE FOR Logic Circuits (2001)

Otten, W. ; Glösekötter, P. ; Velling, P. ; Brennemann, A. ; Prost, W. ; Goser, K. F. ; Tegude, F.- J.

Thresold Logic Circuit Design of Parallel Adders Using Resonant Tunneling Devices (2000)

Pacha, C. ; Auer, U. ; Burwick, C. ; Glösekötter, P. ; Brennemann, A. ; Prost, W. ; Tegude, F. J. ; Goser, K. F.

1 to 3