• Deutsch
Internal Login

Open Access

  • Home
  • Search
  • Browse
  • Publish
  • FAQ

Refine

Author

  • Auer, U. (5)
  • Glösekötter, P. (5)
  • Goser, K. F. (5)
  • Pacha, C. (5)
  • Prost, W. (5)
  • Tegude, F. J. (4)
  • Brennemann, A. (2)
  • Agethen, M. (1)
  • Burwick, C. (1)
  • Foerster, A. (1)
+ more

Year of publication

  • 2000 (3)
  • 1999 (2)

Document Type

  • Part of a Book (3)
  • Article (2)

Language

  • English (5)

Has Fulltext

  • no (5)

Is part of the Bibliography

  • no (5)

Institute

  • Elektrotechnik und Informatik (ETI) (5)

5 search hits

  • 1 to 5
  • BibTeX
  • CSV
  • RIS
  • 10
  • 20
  • 50
  • 100

Sort by

  • Year
  • Year
  • Title
  • Title
  • Author
  • Author
Parallel Adder Design with Reduced Circuit Complexity Using Resonant Tunneling Transistors and Threshold Logic (2000)
Pacha, C. ; Kessler, O. ; Glösekötter, P. ; Goser, K. F. ; Prost, W. ; Brennemann, A. ; Auer, U. ; Tegude, F. J.
Resonant Tunneling Transistors for Threshold Logic Circuit Applications (1999)
Pacha, C. ; Glösekötter, P. ; Goser, K. F. ; Auer, U. ; Prost, W. ; Tegude, F. J.
Logic Circuits with Reduced Complexity based on Devices with Higher Functionality (1999)
Janßen, G. ; Prost, W. ; Auer, U. ; Tegude, F.- J. ; Pacha, C. ; Glösekötter, P. ; Goser, K. F. ; van de Roer, T. ; Foerster, A. ; Malindretos, J. ; Kelly, M. J.
Digital Circuit Design Based on the Resonant-Tunneling-Hetero-Junction-Bipolar-Transistor (2000)
Glösekötter, P. ; Pacha, C. ; Goser, K. F. ; Wirth, G. I. ; Prost, W. ; Auer, U. ; Agethen, M. ; Tegude, F. J.
Thresold Logic Circuit Design of Parallel Adders Using Resonant Tunneling Devices (2000)
Pacha, C. ; Auer, U. ; Burwick, C. ; Glösekötter, P. ; Brennemann, A. ; Prost, W. ; Tegude, F. J. ; Goser, K. F.
  • 1 to 5

OPUS4 Logo

  • Contact
  • Imprint
  • Sitelinks