Deutsch
Internal Login
Open Access
Home
Search
Browse
Publish
FAQ
Author(s)
All words
At least one word
None of the words
Title
All words
At least one word
None of the words
Additional Person(s)
All words
At least one word
None of the words
Referee(s)
All words
At least one word
None of the words
Abstract
All words
At least one word
None of the words
Fulltext
All words
None of the words
Refine
Author
Auer, U.
(1)
Brennemann, A.
(1)
Glösekötter, P.
(1)
Goser, K. F.
(1)
Kessler, O.
(1)
Pacha, C.
(1)
Prost, W.
(1)
Tegude, F. J.
(1)
Year of publication
2000
(1)
Document Type
Article
(1)
Language
English
(1)
Has Fulltext
no
(1)
Is part of the Bibliography
no
(1)
Institute
Elektrotechnik und Informatik (ETI)
(1)
1
search hit
1
to
1
Export
BibTeX
CSV
RIS
10
10
20
50
100
Parallel Adder Design with Reduced Circuit Complexity Using Resonant Tunneling Transistors and Threshold Logic
(2000)
Pacha, C.
;
Kessler, O.
;
Glösekötter, P.
;
Goser, K. F.
;
Prost, W.
;
Brennemann, A.
;
Auer, U.
;
Tegude, F. J.
1
to
1
