OPUS 4 | Search

20 search hits

1 to 10

Sort by

Parallel Adder Design with Reduced Circuit Complexity Using Resonant Tunneling Transistors and Threshold Logic (2000)

Pacha, C. ; Kessler, O. ; Glösekötter, P. ; Goser, K. F. ; Prost, W. ; Brennemann, A. ; Auer, U. ; Tegude, F. J.

Resonant Tunneling Transistors for Threshold Logic Circuit Applications (1999)

Pacha, C. ; Glösekötter, P. ; Goser, K. F. ; Auer, U. ; Prost, W. ; Tegude, F. J.

Resonant Tunneling Device Logic: A Circuit Designer's Perspective (2001)

Pacha, C. ; Prost, W. ; Tegude, F. J. ; Glösekötter, P. ; Goser, K. F.

Digital Circuit Design Based on the Resonant-Tunneling-Hetero-Junction-Bipolar-Transistor (2000)

Glösekötter, P. ; Pacha, C. ; Goser, K. F. ; Wirth, G. I. ; Prost, W. ; Auer, U. ; Agethen, M. ; Tegude, F. J.

Thresold Logic Circuit Design of Parallel Adders Using Resonant Tunneling Devices (2000)

Pacha, C. ; Auer, U. ; Burwick, C. ; Glösekötter, P. ; Brennemann, A. ; Prost, W. ; Tegude, F. J. ; Goser, K. F.

Circuit and Application Asepects of Tunneling Devices in a MOBILE configuration (2003)

Glösekötter, P. ; Prost, W. ; Pacha, C. ; Kim, S. O. ; van Husen, H. ; Reimann, T. ; Tegude, F.- J. ; Goser, K. F.

High-speed operation of InP-based RTD/HBT MOBILE (2002)

Prost, W. ; Glösekötter, P. ; Kim, S. O. ; van Husen, H. ; Reimann, T. ; Goser, K. F. ; Tegude, F.- J.

Design and Simulation of Pseudo Dynamic Logic Circuits Based on RTBTs (2001)

Glösekötter, P. ; Prost, W. ; Pacha, C. ; Kim, S. O. ; van Husen, H. ; Reimann, T. ; Tegude, F.- J. ; Goser, K. F.

Logic Circuits with Reduced Complexity based on Devices with Higher Functionality (1999)

Janßen, G. ; Prost, W. ; Auer, U. ; Tegude, F.- J. ; Pacha, C. ; Glösekötter, P. ; Goser, K. F. ; van de Roer, T. ; Foerster, A. ; Malindretos, J. ; Kelly, M. J.

Pseudo Dynamic Gate Design based on the Resonant-Tunneling-Bipolar-Transistor (RTBT) (2002)

Glösekötter, P. ; Prost, W. ; Pacha, C. ; Kim, S. O. ; van Husen, H. ; Reimann, T. ; Tegude, F.- J. ; Goser, K. F.

1 to 10